Technology Scaling and Roadmap for 22nm CMOS and beyond

March 13, 2009

@Kyongpook National University

Hiroshi Iwai

Tokyo Institute of Technology

Outline

- 1. Scaling
- 2. ITRS Roadmap
- 3. Voltage Scaling/ Low Power and Leakage
- 4. SRAM Cell Scaling

5.Roadmap for further future as a personal view

1. Scaling

Scaling Method: by R. Dennard in 1974



Downscaling merit: Beautiful!

Geometry & Supply voltage	L _g , W _g T _{ox,} V _{dd}	К	Scaling K : K=0.7 for example
Drive current in saturation	I _d	K	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: \text{ gate C per unit area}$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
I _d per unit W _g	l _d /µm	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	Cg	К	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \rightarrow KK / K = K$
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A _{chip}	α	α : Scaling factor \rightarrow In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	Ν	α/K^2	N $\rightarrow \alpha/K^2 = 1/K^2$, when $\alpha = 1$
Power per chip	Ρ	α	fNCV ² /2 \rightarrow K ⁻¹ (α K ⁻²)K(K ¹) ² = α = 1, when α =1

k= 0.7 and α =1		k= 0.7 ² =0.5 an	d α =1
Single MOFET			
Vdd $\rightarrow 0.7$		$Vdd \rightarrow 0.5$	
Lg $\rightarrow 0.7$		$Lg \rightarrow 0.5$	
Id $\rightarrow 0.7$		Id $\rightarrow 0.5$	
$Cg \rightarrow 0.7$		$Cg \rightarrow 0.5$	
P (Power)/Clo	ck	P (Power)/Cloc	k
_	→ $0.7^3 = 0.34$	→ 0	$0.5^3 = 0.125$
τ (Switching til	me) → 0.7	τ (Switching tim	ne) → 0.5
Chip			
N (# of Tr) -	→ 1/0.7 ² = 2	N (# of Tr) →	$1/0.5^2 = 4$
f (Clock) -	→ 1/0.7 = 1.4	f (Clock) →	1/0.5 = 2
P (Power) -	→ 1	P (Power) →	1

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the 'royal road'* for high performance and low power.
- Effort for the down-scaling has to be continued by all means.

*Euclid of Alexandria (325BC?-265BC?) 'There is no royal road to Geometry' Mencius (Meng-zi), China (372BC?-289BC?) 孟子: 王道, 覇道 (Rule of right vs. Rule of military)

Actual past downscaling trend until year 2000



Vd scaling insufficient, α increased \rightarrow N, Id, f, P increased significantly

- Now, power and/or heat generation are the limiting factors of the down-scaling
- Supply voltage reduction is becoming difficult, because Vth cannot be decreased any more, as described later.
- Growth rate in clock frequency and chip area becomes smaller.

2. ITRS Roadmap (for 22 nm CMOS logic)

What is a roadmap? What is ITRS?

Roadmap: Prediction of future technologies

ITRS: International Technology Roadmap for Semico made by SIA (Semiconductor Industry Associatio with Japan, Europe, Korea and Taiwan





ITRS Roadmap does change every year!

2007 Edition	2003 Edition
2006 Update	2002 Update
2005 Edition	2001 Edition
2004 Update	2000 Update

http://www.itrs.net/reports.html

HP, LOP, LSTP for Logic CMOS



'XX nm CMOS Technology Commercial Logic CMOS products

ITRS (Likely in 2008 Update)

for High Performance Logic

Technology name	Starting Year		Year	Half Pitch (1 st Metal)	Physical Gate Length
45 nm	2007	\longrightarrow	2007	68 nm	32 nm
	2001		2008	59 nm	29 nm
32 nm	2009?	\longrightarrow	2009	52 nm	27 nm
			2010	45 nm	24 nm
22 nm	2011?~	←>	2011	40 nm	22 nm
	2012?		2012	36 nm	20 nm
16 nm	2013?~		2013	32 nm	18 nm
	2014?	←→	2014	29 nm	16 nm
				-	-

Source: 2008 ITRS Summer Public Conf.

'XX nm' CMOS Logic Technology:

- In general, there is no common corresponding parameter with 'XX nm' in ITRS table, which stands for 'XX nm' CMOS.

- -' XX nm' does not correspond to the 'Half Pitch' nor 'Physical Gate Length' of ITRS.
- -'XX nm' is now just a commercial name for CMOS Logic generation of size and its technology.
 - Actual parameter values and starting years for commercial products are somewhat different from the above ITRS table, depending on semiconductor companies.
- In 22 and 16 nm technologies, physical gate lengths of high-performance logic device may be close to XX nm.

$8\mu m \rightarrow 6\mu m \rightarrow 4\mu m \rightarrow 3\mu m \rightarrow 2\mu m \rightarrow 1.2\mu m \rightarrow 0.8\mu m \rightarrow 0.5\mu m$

- Originally, 'XX' means lithography resolution.
- Thus, 'XX' was the gate length, and half pitch of lines
- 'XX' had shrunk 0.7 in 3 years in average (0.5 in 6 years) those days.
- 'XX' value deviated among companies: example:1.5μm, 1.2μm, 1μm

→ 350nm → 250nm → 180nm → 130nm → 90nm → 65nm → 45nm

- -'XX' values were established by NTRS* and ITRS with the term of 'Technology Node**' and 'Cycle***' using typical 'half pitch value'. *NTRS: National Tech. Roadmap, **Term 'Technology Node' is not used now. ***Cycle: Period or year for which the half pitch becomes X0.71.
- The gate length of logic CMOS became smaller with one or two generations from the half pitch, and 'XX' names ahead of generations have been used for logic CMOS.
 - Memory still keeps the half pitch as the value of 'XX'

→ 32nm → 22nm → 16nm → 11nm → 8nm?? → 5.5nm ??

Gate length of Logic CMOS became significantly smaller than lithography resolution or half-pitch using special technique such as resist aching (or trimming) method since 350 nm CMOS.



Source: ITRS 2001 Update



Some Problem: Number of most advanced logic CMOS companies is decreasing in generations.

Definition of the Half Pitch

Logic 1st Metal Half Pitch



Flash Poly Gate Half Pitch



Source: 2008 ITRS Summer Public Conf.

For example, Typical Half Pitches at ITRS 2007



Physical gate length in past ITRS was too aggressive.

The dissociation from commercial product prediction will be adjusted.

Physical gate length of High-Performance logic will shift by 3-5 yrs.



EOT and Xj shift backward, corresponding to Lg shift

EOT: 0.55 nm \rightarrow 0.88 nm, Xj: 8 nm \rightarrow 11 nm @ 22nm CMOS

Correspond to 22nm Source: 2008/ ITRS Summer Public Conf. Likely in 2008 Update 2014 Year of Production 2007 2008 2009 2010 2011 2012 2013 2015 2016 2017 2018 2019 2020 2021 2022 2007 MPU/ASIC Lg (nn) 25 18 16 14 13 9 8 7 5.6 5 23 20 11 10 6.3 4.5 15 2008 MPU/ASIC Lg (nm) 22 / 20 17 32 29 27 24 18 14.0 12.8 11.7 10.7 9.7 8.9 8.1 2005 intro intro 2009 2010 intro intro 2012 intro intro intro intro intro intro intro intro Shift/Interpolate Formua EOT w/3E20 poly, bulk 1.2 0.71 0.540.41MPU (nm) EOT w/3E20 poly, bulk 1.3 1.2 1.2 1 Likely in 2008 Update MPU (nm) EOT w/metal gate, bulk 0.9 0.75 0.65 0.55 0.50 MPU (nm) EOT w/metal gate, bulk 1.0 0.95 0.88 0.75 Likely in 2008 Update MPU (nm) 7 Drain Ext. X; bulk MPU (nm) 12.5 11 10 9 8 Drain Ext. X, bulk MPU (nm) 8.5 7.7 11 9 7 Likely in 2008 Update 11 11 11 11

non-steady trend corrected

filled in for metal gate EOT for 2009/10 based on latest conference presentations

Clock frequency does not increase aggressively anymore.



Source: Mitsuo Saito, Toshiba



Source: 2007 ITRS Winter Public Conf.



Structure and technology innovation (ITRS 2007)



27

Technology innovation described in ITRS 2007



Source: 2007 ITRS Winter Public Conf.

Timing of CMOS innovations shifts backward.

Bulk CMOS has longer life now!



Source: 2008 ITRS Summer Public Conf.

Wafer size (ITRS 2007)

Correspond to 22nm

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	68	59	52	45	40	36	32	28	25
MPU Physical Gate Length (nm)	25	23	20	18	16	14	13	11	10
MPU High-Performance Total Chip Area(mm²)	310	246	195	310	246	195	310	246	195
MPU High-Performance Active Transistor Area(mm ²)	31.7	25.1	20.0	31.7	25.1	20.0	31.7	25.1	20.0
General Characteristics * (99%)	Chip Yield)								
Maximum Substrate Diameter (mm)—High-volume Production (>20K wafer starts per month)**	300	300	300	300	300	450	450	450	450

Source: ITRS 2007

———→ ?? Maybe delay??

Gate CD (Critical Dimension) Control

ITRS 2007

Correspond to 22nm Logic

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	68	59	52	45	40	36	32	28	25
MPU Physical Gate Length (nm)	25	23	20	18	16	14	13	11	10
Total maximum allowable etch 3σ (nm), including photoresist trim and gate etch [AA]	1.5	1.38	1.2	1.08	0.96	0.84	0.78	0.66	0.6

Source: ITRS 2007

2008 Update

Correspond to 22nm Logic

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
MPU Physical Gate Length (nm)	32	29	27	24	22	20	18	1/	15
L_{gate} 3 σ variation (nm) [2]	3.8Z	3.49	3.18	2.9	2.05	Z.4Z	2.21	2.02	1.84

Source: 2008 ITRS Summer Public Conf.

Gate CD control color changed to 'white' through 2011 and to 'yellow' for 2012 reflecting the new Lg scaling

ITRS2008 Low-k Roadmap Update

Correspond to 22nm Logic

		Near-term					
ITRS	Year of Production	2008	2009	2010	2011	2012	2013
2007	Interlevel metal insulator – effective dielectric constant (κ)	2.7-3.0	2.5-2.8	2.5-2.8	2.5-2.8	2.1-2.4	2.1-2.4
Update 2008	Interlevel metal insulator – effective dielectric constant (κ)	2.9-3.3	2.6-2.9	2.6-2.9	2.6-2.9	2.4-2.8	2.4-2.8
ITRS 2007	Interlevel metal insulator – bulk dielectric constant (κ)	2.3-2.7	2.1-2.4	2.1-2.4	2.1-2.4	1.8-2.1	1.8-2.1
Update 2007	Interlevel metal insulator – bulk dielectric constant (κ)	2.5- <u>2.8</u>	2.3 <u>-2.6</u>	2.3 <u>-2.6</u>	2.3 <u>-2.6</u>	2.1 <u>-2.4</u>	2.1 <u>2.4</u>

Source: 2008 ITRS Summer Public Conf.

k value increases by 0.1 ~ 0.3

Historical Transition of ITRS Low-k Roadmap



Roadmap towards 22nm technology and beyond

- Physical gate length downsizing rate will be less aggressive.
- Corresponding to the above, performance increase would slow down Clock frequency, etc.
- Introduction of innovative structures UTB SOI and DG delayed, and bulk CMOS has longer life than predicted by previous ITRS roadmaps.

3. Voltage Scaling/ Low Power and Leakage

Difficulty in Down-scaling of Supply Voltage: Vdd



Subtheshold leakage current of MOSFET





SS value:

Constant and does not become small with down-scaling



ITRS for HP logic

Ion/Ioff ratio



Source: ITRS and 2008 ITRS Summer Public Conf. Year

2008 Values are from ITRS Public Conf. and still under discussion

ITRS for HP logic



ITRS for HP logic

2008 Values are from ITRS Public Conf. and still under discussion

Vth-sat / Vdd



Source: ITRS and 2008 ITRS Summer Public Conf.

SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling

Ex. When T_{ox} , W_{dep} , or V_{dd} is not scaled

2. High impurity doping in channel or substrate





Ex. High-k, SOI,
Multi-gate (Double gate: DG)
DG and SOI often show better SS,
but be careful!







EOT<0.5nm with Gain in Drive Current is Possible

La_2O_3 gate insulator



Still useful for larger drain current

Source: K. Kakushima, K. Okamoto, K. Tachi, P. Ahmet, K. Tsutsui, N.i Sugii, T. Hattori, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

* Because Lg is very large $(2.5\mu m)$, gate leakage is large in case (a). The gate leakage component was subtracted from measured data for case (a). However, if we make small gate length, the gate leakage current should become sufficiently small to be ignored compared with Id as we verified with SiO₂ gate before (Momose et al., IEDM 1994). The gate leakage could be suppressed by modifying material and process in future.

** Estimated by Id value



EOT=0.43nm

0.2

0.1

0.

-0.4

Thus, in future, maybe continuous development of new techniques could make more proper downscaling possible.

It is difficult to say, but EOT and Vdd may become smaller than expected today.

SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling

Ex. When T_{ox} , W_{dep} , or V_{dd} is not scaled

- 2. High impurity doping in channel or substrate
 - High impurity Conc. $\rightarrow C_{D}$ increase $\rightarrow SS$ increase $SS = (Ln10)(kT/q)(C_{ox}+C_{D}+C_{it})/C_{ox}$



Ex. High-k, SOI,
Multi-gate (Double gate: DG)
DG and SOI often show better SS,
but be careful!





Enhanced D-Electric-field

Comparison of Bulk and DG **DIBL** at 100-





V_{dd}will stay higher than predicted by previous ITRS roadmaps.

Solution towards Low V_{dd} Effort to reduce $I_{sd\text{-leak}}$ and increase $I_{d\text{-sat}}$ is important

- Scaling: Proper down-scaling
 - -Introduction of Next generation high-k, S/D etc.
 - CD* variation control by lithography and etching techniques

* CD: Critical dimension

- Structure: Bulk \rightarrow UTB-SOI \rightarrow DG \rightarrow Nanowire
- Variation: Proper scaling by new tech. High-k, litho. Etc. V_{th} adjustment by V_{sub} control
- Circuit techniques: Dynamic and local Multi-V_{dd}, etc.

Random Variability Reduction Scenario in ITRS 2007



Assumption: Random dopant fluctuation is Main source of Random Variability. Line width roughness of Lg and Wg is not considered in this

Source: 2007 ITRS Winter Public Conf.

4. SRAM cell scaling

Intel's SRAM test chip trend

Source: B. Krzanich, S. Natrajan, Intel Developer's Forum 2007 <u>http://download.intel.com/pressroom/kits/events/idffall_2007/Briefing</u> Silicon&TechManufacturing.pdf

SRAM down-scaling trend has been kept until 32nm and probably so to 22nm



22 nm technology 6T SRAM Cell: Size = $0.1 \mu m$

Source: <u>http://www-03.ibm.com/press/us/en/</u> pressrelease/24942.wss

Announced on Aug 18, 2008

Consortium: IBM (NYSE), AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE)

0.1 μ m cell size is almost on the down-scaling trend

New technologies introduced

- High-NA immersion lithography
- High-K metal gate stacks
- 25 nm gate lengths
- Thin composite oxide-nitride spacers
- Advanced activation techniques
- Extremely thin silicide
- Damascene copper contacts

Static noise margin of 220 mV at 0.9 V



Source: IEDM2008 Pre-conference Publicity http://www.btbmarketing.com/iedm/







Source: K. J. Kuhn IEDM2007 Tech. Dig. pp.471

> **"wide" design** (Square endcaps) 45nm 0.346 μm²



Double patterning for square endcap



Cell evolution is similar

58

Most Difficult part of SRAM down-scaling is Vdd down-scaling

Density of on-chip cache SRAM memory is high and thus, Vth cannot be down-scaled too much because of large Isd-leak

Also, under low Vdd, read- and write margin degrades, data retention degrade.

Thus, Vdd down-scaling is more severe in SRAM than logic part of the circuits

Intel® Xeon® 7400 Series (Dunnington)

45 nm high-k6 cores 16MB shared L3 cache

Source: Intel Developer Forum 2008

Cache occupies huge area

- \rightarrow Cell size of SRAM should be minimized
- \rightarrow Isd-leak should be minimized
 - \rightarrow Vth are often designed to be higher than Min. logic Vth
 - \rightarrow Lg are often designed to be larger than Min. logic Lg



Future Directions For Improving Vmin

- Application
- Improvement in voltage and temperature tolerance
- Package
- Separated array / logic voltage to minimize logic noise effect on SRAM
- Design
- Higher array VDD and improved on-chip supply robustness
- Increased redundancy
- Improved timings
- Cells per BL hierarchical BL structure
- Write/Read assist and sense-amp design
- Cell and Process
- Improved bit cell optimization
- NFET/PFET centering and Beta/Gamma control
- Minimize device fluctuation by limiting device-geometry scaling larger cell
- Lpoly, Weff, LER
- Leakage / defect mechanisms

Source: Harold Pilo IEDM2006 Short Course

Nehalem(Intel) 2,4 or 8 Cores

Voltage/Frequency Partitioning

DDR Vcc

Core Vcc

Uncore Vcc

Dynamic Power Management

8T SRAMCell 32kB L1 I -cache 32kB L1 D-cache 256kB L2 -cache

6T SRAMCell 8 MB L3 cache



Source: Intel Developer Forum 2008

Chip

Core

6T and 8T Cell





Cell size is small For high density use



Source: Morita et. al, Symp. on VLSI Circ. 2007

Add separate read function

Cell size increase 30%

For low voltage use

5. Roadmap for further future as a Personal View

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
 - 1. Nanowire/tube MOSFETs
 - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



Si nanowire FET with Semi-1D Ballistic Transport



Source: T. Ohno, K. Shiraishi, and T. Ogawa, Phys. Rev. Lett. ,1992

Our roadmap for R &D

Source: H. Iwai, IWJT 2008

Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model III-V & Ge Nanowire High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction

Graphene:

Graphene formation technique Suppression of off-current

types: metal or semiconductor

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap

Acknowledgement

I would like to express deep appreciation to the following people for the useful advice and support for material preparation. Special thanks to ITRS committee for the permission to refer roadmap and Public conference.

ITRS Committee: Hidemi Ishiuchi (Toshiba), Paolo Gargini (Intel)

Toshiba Corporation: Mitsuo Saito, Yukihiro Urakawa, Tomoaki Yabe

Tsukuba University: Kenji Shiraishi, Kenji Natori

Intel Corporation: Mark Bohr

```
IBM Alliance : B.S. Haran et al,
```

Tokyo Institute of Technology: Kuniyuki Kaukshima, Parhat Ahmet, Takamasa Kawanago, Yeonghun Lee

Thank you for your attention!